cli/q
1
0
Fork 0
Code Issues Pull requests Releases Activity

Implemented type checks

Browse source
This commit is contained in:
Eduard Urbach 2024-08-07 16:20:03 +02:00
parent baa2463b4b
commit cacee7260a
Signed by: eduard
GPG key ID: 49226B848C78F6C8
19 changed files with 199 additions and 79 deletions
Download patch file Download diff file Expand all files Collapse all files

11
src/build/arch/x64/Registers.go
View file

@ -22,9 +22,10 @@ const (
)
var (
AllRegisters = []cpu.Register{RAX, RCX, RDX, RBX, RSP, RBP, RSI, RDI, R8, R9, R10, R11, R12, R13, R14, R15}
SyscallRegisters = []cpu.Register{RAX, RDI, RSI, RDX, R10, R8, R9}
GeneralRegisters = []cpu.Register{RCX, RBX, RBP, R11, R12, R13, R14, R15}
CallRegisters = SyscallRegisters
ReturnValueRegisters = SyscallRegisters
AllRegisters = []cpu.Register{RAX, RCX, RDX, RBX, RSP, RBP, RSI, RDI, R8, R9, R10, R11, R12, R13, R14, R15}
SyscallInputRegisters = []cpu.Register{RAX, RDI, RSI, RDX, R10, R8, R9}
SyscallOutputRegisters = []cpu.Register{RAX, RCX, R11}
GeneralRegisters = []cpu.Register{RCX, RBX, RBP, R11, R12, R13, R14, R15}
InputRegisters = SyscallInputRegisters
OutputRegisters = SyscallInputRegisters
)