cli/q
1
0
Fork 0
Code Issues Pull requests Releases Activity

Implemented division by immediates in the IR

Browse source
This commit is contained in:
Eduard Urbach 2025-03-31 15:51:04 +02:00
parent 89ed2026e0
commit 42e7c8a306
Signed by: eduard
GPG key ID: 49226B848C78F6C8
7 changed files with 61 additions and 20 deletions
Download patch file Download diff file Expand all files Collapse all files

3
src/x86/Registers.go
View file

@ -19,12 +19,13 @@ const (
R13
R14
R15
TMP = RCX
)
var (
SyscallInputRegisters = []cpu.Register{RAX, RDI, RSI, RDX, R10, R8, R9}
SyscallOutputRegisters = []cpu.Register{RAX, RCX, R11}
GeneralRegisters = []cpu.Register{RBX, R12, R13, R14, R15, RCX, R11}
GeneralRegisters = []cpu.Register{RBX, R12, R13, R14, R15, R11}
InputRegisters = SyscallInputRegisters
OutputRegisters = SyscallInputRegisters
WindowsInputRegisters = []cpu.Register{RCX, RDX, R8, R9}